

---

## A novel Vertical-cell transistor DRAM to suppress the floating body effect by Buried-body Diode Structure (BDS)

Young seung Cho <sup>1</sup>, Young hwan Hyeon <sup>2</sup>, Hyun jin Ji <sup>2</sup>, Yoo sang Hwang <sup>1</sup>, and Byoung deog Choi <sup>2</sup>

<sup>1</sup>*Samsung Electronics, Korea, Republic of*

<sup>2</sup>*Sungkyunkwan University, Korea, Republic of*

It is very difficult to maintain the existing DRAM structure in order to sharply reduce the chip size. Recently, we are actively studying the relationship between the DRAM structure and the chip size. One of these is a vertical cell DRAM, which has the advantage of reducing chip area by about 1/3 compared to conventional cell DRAM. However, since the bit line is made in Si trenches, it can cause a floating-body effect, which increases off-current. Here, we suggest the Buried-body Diode Structure (BDS) as a simple way to deal with these disadvantages without changing the materials. In the new structure, a tunnel diode body contact is embedded in the source region, which can effectively release the accumulated body carriers. In a cell transistor, a heavily doped p+ layer is introduced beneath the n+ source region so that the body and the source are effectively connected through tunneling. The holes caused by floating body effect flow to the p+ region and are then released by tunneling. Both p+ and n+ region in this diode were attenuated, where the Fermi levels were set inside the valence band of the p+ region or the conduction band of the n+ source. The new structure does not enlarge the device size and suppress the floating body effect.